Abstract -In this paper, a new single-stage input-currentshaping (ICs) technique that integrates the voltage-doublerrectifier front end with a dddc output stage is introduced. Due to the voltage-doubler-rectifier front end, the reduction of linecurrent harmonics can be achieved with a higher conversion efficiency compared to the corresponding single-stage ICs circuit with the conventional wide-range full-bridge rectifier. In addition, the proposed technique requires energy-storage capacitors with a lower voltage rating and smaller total capacitance than the conventional single-stage ICs counterpart, which reduces the size and cost of the power supply. The performance of the proposed technique is evaluated on a 100-W (5-V/20-A) experimental prototype circuit.
I. INTRODUCTION
A number of single-stage input-current shaping (ICs) techniques have been introduced recently. In a single-stage approach, input-current shaping, isolation, and highbandwidth control are performed in a single step, i.e., without creating an intermediate dc bus. Among the single-stage circuits, a number of circuits described in [1]- [lo] seem particularly attractive because they can be implemented with only one semiconductor switch and a simple control. All these single-stage, single-switch input-current shapers (S41CSs) integrate the boost-converter front end with the forward-converter or the flyback-converter dc/dc stage.
Although it has been demonstrated that the S41CSs described in [I] -[ 101 can achieve the desired performance in a variety of applications, the S41CS power supplies have significant difficulties meeting performance expectations in universal-line (90-270 Vac) applications with a hold-up time requirement.
For example, most of today's desktop computers and computer peripherals require power supplies that are capable of operating in the 90-270-Vac range and can provide a hold-up time of at least 10 ms. Generally, the holdup time is the time during which a power supply must maintain its output voltage(s) within a specified range after a drop-out of the line voltage. The hold-up time is used to orderly terminate the operation of a computer or to switch over to an uninterruptible-power-supply (UPS) operation after a line failure. The required energy to support the output during the hold-up time is obtained from a properly sized energy-storage capacitor, CB, which is used to handle the differences between the varying instantaneous input power and a constant output power. The difficulty of these S41CS circuits to deal with a wide line range and long hold-up time requirement stems from the fact that the voltage of the energy-storage capacitor, Vc, varies with the line voltage and load current [4] . In most applications, with a proper design, VC can be kept in the 410-420 Vdc range, which warrants a use of a 450-V electrolytic capacitor. Since the value of CB is determined from the hold-up time requirement at the minimum line (worst case), the S41CS approach requires a relatively bulky and expensive energy-storage capacitor. Moreover, due to a wide-range variation of Vc that is the input to the dc/dc output stage, the conversion efficiency of the dc/dc output stage is reduced. In contrast, the two-stage approach, in which Vc is independently regulated at approximately 380 Vdc, requires a much smaller and, therefore, cheaper electrolytic capacitor rated at 450 V, or even 400 V. In addition, due to a regulated VC, the efficiency of the dc/dc output stage in the two-stage approach can be made higher compared to that in the single-stage approach.
Generally, the performance of conventional, universal-linerange power supplies without ICs can be improved by employing a voltage-doubler rectifier (VDR) [ 111. The output voltage of a VDR front end is approximately the same for both the low-line range (100/120-Vac power line) and the high-line range (220/240-Vac power line). Specifically, for the universal-line range, the VDR output voltage varies from approximately 180 Vac to 270 Vac. Since this voltage range is much narrower than the corresponding voltage range of the conventional wide-range full-bridge rectifier (FBR), the conversion efficiency of the dc/dc output stage can be improved. In addition, because the minimum voltage of a VDR is twice as high as that of the wide-range FBR, the total capacitance required for a given hold-up-time specification is approximately one-half of that required in the wide-range FBR. Finally, energy-storage capacitors in a VDR need to be rated at only 250 Vdc, or even 200 Vdc. Usually, electrolytic capacitors with a lower voltage rating are significantly cheaper than their counterparts with a higher voltage rating.
In 
PRINCIPLES OF OPERATION
A. Fig. 1 shows the generalized circuit diagram of the VDS'ICS family with 2-terminal ICs cells. As shown in Fig.  1 , two identical ICs cells are inserted between full-bridge rectifier FBR and energy-storage capacitors c B 1 and CBZ, in both the positive and the negative rails. Each ICs cell includes a boost inductor and a high-frequency dither source [ 11 connected in series. The function of the dither sources 1 and 2 is to provide high-frequency charging and discharging of boost inductors L B~ or LBZ, respectively, so that their average inductor current (which is equal to the line current) follows the line voltage. The high-frequency dither sources are generated by utilizing a switching waveform in the dc/dc power stage. Fig. 2 shows a number of implementations of dither sources 1 and 2. Each dither source consists of two paths: a path for charging and a path for discharging the corresponding boost inductor. Each of the two paths includes a series connection of a winding (N1 or N2) inductively coupled to the transformer TR in the dcldc power stage and at least one of the following components: a diode, an inductor, and a capacitor. The two paths of each dither source are connected in parallel; therefore, each dither source has two terminals. It should be noticed that topologically dither sources 1 and 2 are identical. The only difference between dither sources 1 and 2 is in the polarity of the terminals (X and Y ) . The dc/dc power stage in Fig. 1 can be any known isolated power conversion topology such as pulse-widthmodulated (PWM) forward, flyback, half-bridge, and fullbridge topology, or any soft-switching topology. In all implementations of the dither sources in Fig. 2 , the high-frequency signal is obtained by windings NI and Nz. If N2 < N1, the boost inductors charge through the path with winding NI (when the switch in the dc/dc power stage is closed) and discharge through the path with winding Nz (when the switch in the dc/dc power stage is open). During the charging of boost inductors L1 and b, the voltage across windings N1 in dither sources 1 and 2 is in opposition to the voltage across bulk capacitors CB1 and CB2, thereby enabling the voltage across the boost inductors to be positive. For proper operation, the number of turns of winding N1 should be selected as 0 < NI I Np/2. During the discharging of the boost inductors, the voltage across windings Nz has the same direction as the voltage across the bulk capacitors. Therefore, windings N2 effectively increase the reset voltage across the boost inductors. However, the circuit in Fig. 1 will also properly operate when N2 = 0.
VDS'ICS Family with 2-Terminal ICs Cells
It should be noticed that for all implementations of the dither sources in Fig. 2 , except for the discontinuousconduction-mode (DCM) source in Fig. 2(a) , boost inductors L B~ and L B~ operate in the continuous conduction mode (CCM). It should be also noticed that the DCM dither source in Fig. 2(a) can be implemented with a single charginddischarging path when Nz= N1.
Figs. 3 and 4 show the operation modes of the proposed circuit in Fig. 1 in the low-line and high-line ranges, respectively. In the low-line range, range-select switch SW is closed and the front end operates in the voltage-doubler mode. As shown in Fig. 3(a) , during a positive half cycle of the line voltage, with switch S in the dc/dc power stage closed, voltage vD1 across dither source 1 is at its maximum It should be also noticed that, since windings NI and N2 are magnetically coupled to the secondary winding of transformer TR in the dcldc power stage, they can be used to directly transfer energy from the input (line) to the load. Winding NI provides direct energy transfer with the forwardtype dcldc power stages, while winding N2 provides direct energy transfer with the flyback-type dcldc power stages. Generally, direct energy transfer improves conversion efficiency. However, different from the 2-terminal ICs cell, the dither source in a 3-terminal ICs cell is connected to the dc/dc power stage at two terminals (Y and Z). Fig. 6 shows various implementations of dither source 1. Similarly to a dither source in the 2-terminal ICs cells, each dither source in Fig. 6 includes two paths: a path for charging and a path for discharging the boost inductor (LBI) . It should be noticed that topologically the two paths of a dither source in Fig. 6 are identical to those of the corresponding dither sources in Fig.  2 , except that the polarity of winding N1 is opposite. However, different from the 2-terminal ICs cell, the two paths of a dither source in the 3-terminal ICs cell are not connected in parallel. Only the discharging path (XIYl) is connected to the energy-storage capacitor, while the charging path (XIZ,) is connected to a pulsating node, i.e., to the switch inside the dc/dc power stage, similarly to the implementation of the S41CS circuits in [8] . During the charging of boost inductor LB1, the voltage across winding NI opposes the rectified line voltage, thereby decreasing the positive voltage across the boost inductor. This reduces the storage-capacitor voltage, as explained in [8] . For proper operation, the number of turns of winding NI should be selected as 0 I N1 < Np/2. The implementations of dither source 2 in the negative rail of the circuit in Fig. 5 are similar to those in Fig. 6 except that the polarity of all diodes and the polarity of windings NI and N2 are opposite to those in Fig. 6 . Different from the VDS'ICS circuit with 2-terminal ICs cells, the VDS21CS circuit with 3-terminal ICs cells can only be implemented with single-ended dc/dc power stages such as the forward and flyback power stages shown in Fig. 7 .
B.
Because of the required symmetry of the power stage, the primary winding of the transformer is split in half and switch S is connected between the split windings. Nevertheless, the operation of the circuit in Fig. 5 is very similar to the operation of the circuit in Fig. 1 .
Windings NI and Nz in the dither sources in Fig. 6 can be implemented either as additional transformer windings of transformer TR in the dc/dc power stage or as portions of the split primary winding of transformer TR by employing tapping.
As an example, Fig. 8 shows the two implementations of windings NI and N2 in the DCM dither source in Fig. 6 (a) combined with the forward dc/dc power stage from Fig. 7(a) . Both implementations of windings NI and N2 in Fig. 8 require the same number of pins of transformer TR. However, since the implementation of transformer TR in Fig. 8(b) does not require additional windings, the construction of transformer TR in Fig. 8(b) is simpler than that in Fiq 8(a).
Generally, the VDS ICs converters with 2-terminal and 3-terminal ICs cells exhibit similar performance. Differences between them relate to the transformer design and control implementation. As can be seen from Figs. 1 and 2, the 2-terminal ICs cell implementation requires at least two additional transformer windings to implement dither sources 1 and 2 compared to the implementation in Fig. 6 which implements the dither sources by the tapping of the split primary winding. However, the transformer with N1#O in the circuit in Fig. 5 requires one more pin compared to the transformer in Fig. 1 . Consequently, the implementation in Fig. 1 may require a larger transformer, whereas the implementation in Fig. 5 may require a custom made transformer bobbin. Also, as can be seen from Figs. 5 and 7, in the 3-terminal ICs cell implementation, switch S and lower energy-storage capacitor CBZ do not have the same reference voltage, which may affect the design of the switch driver circuit and the control feedback implementation by requiring additional signal isolation.
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Finally, in both VDS'ICS converters, a single boost inductor can be placed on the ac-side of the rectifier bridge, or the two dc-side boost inductors can be coupled by winding them on the same magnetic core. In addition, in all implementations that use current-type dither sources, i.e., dither sources with inductor L1 in Figs. 2 and 6, these inductors can be wound on a single core.
EXPERIMENTAL RESULTS
The performance of the proposed VDS'ICS technique was verified experimentally on a 100-W (5-V/ 20-A) prototype circuit designed for the universal-line range ( i.e., they have more than 30% margin for both the nominal low line and high line. Table I summarizes the full-load power-factor (PF), total-harmonic-distortion (THD), bulkcapacitor-voltage (VC = VC, + VCZ), and efficiency measurements that include electromagnetic interference (EMI) filter and in-rush current limiter losses.
To illustrate the improved performance of the proposed VDS21CS technique, the experimental results in Table I were compared with the measurements obtained on the corresponding 100-W (5-Vl20-A) S41CS circuit with the conventional wide-range full-bridge rectifier implemented with a DCM boost inductor, reported in [SI. It should be noted that the major components of the two single-stage ICs circuits are identical. The maximum bulk voltage of the VDS'ICS circuit in Fig. 9 at full load (Io= 20 A) is about 40 V smaller than the maximum Vc of the corresponding S41CS circuit in [SI. Also, the full-load efficiency of the VDS'ICS circuit in Fig. 9 is around 4% higher than the efficiency of the corresponding S41CS circuit in [8]. These improvements are the consequence of the significantly narrower bulk-capacitor voltage range of the VDS'ICS circuit in Fig. 9 Consequently, the total capacitance of the energy-storage capacitors can be significantly reduced. In addition, the efficiency of the dcldc power stage can be improved.
The proposed ICs technique makes easy to modify existing power supplies with a voltage-doubler rectifier front end without input current shaping to meet IEC 1000-3-2 and similar line-current-harmonic standards.
